body {font: normal 400 13px/16px ‘Open Sans’,’Helvetica Neue’,Helvetica,Arial,sans-serif;color:#333;margin:10px;}p,span,div,b,i,u{ line-height: 120% !important; font-family: ‘Open Sans’,’Helvetica Neue’,Helvetica,Arial,sans-serif !important; }
Job Description – Senior FPGA Engineer Active Silicon Ltd
i:/human_resources/job_specifications/r&d_and_tech_support/jd_senior_fpga_engineer_oct2023_v1.1.doc Page 1 of 2
JOB DESCRIPTION
Senior FPGA Engineer
This document is an external facing document provided as part of the recruitment process
Overview Active Silicon is a market leader in the design and manufacture of leading-edge computer imaging products. These products are used in many areas of science and industry, including manufacturing, life sciences, medical imaging, robotics and security, with many products targeted to specific customer requirements. The current range of products can be seen on the company’s website. The type of customers we have, are in general, medium to large companies with which we forge strong long-term relationships and are located all over the world.
Active Silicon is part of the Solid State plc group, listed on the AIM stock market. As part of Active Silicon’s expansion there is now the need for a Senior FPGA Engineer. The ideal candidate will be able to take ownership of complex FPGA related projects from a design, support and maintenance perspective.
Summary Details
Job Type: A technical role for advanced FPGA design, support and management
Job Title: Senior FPGA Engineer
Location: Iver, UK (just outside M25, NW London) with option of hybrid home/office working
Hours: 37.5 hours per week Holiday: 25 days (plus public holidays)
Salary Package: £75k – £95k depending on skills and experience, plus salary-sacrifice pension (5% employer, 3% employee) and discretionary bonus scheme. Life assurance at 4x basic salary.
Access to Westfield Health Scheme including:
– Corporate Health Cash Plan including cover for dependents – Employee Assistance Programme – Discounted gym membership – Retail discount scheme – Wellbeing app
Qualifications: Typically a Bachelors degree in electronic engineering or similar, and maybe a post-graduate Masters degree
Experience: Likely to be 10+ years FPGA and general hardware design experience
Job Description – Senior FPGA Engineer Active Silicon Ltd
i:/human_resources/job_specifications/r&d_and_tech_support/jd_senior_fpga_engineer_oct2023_v1.1.doc Page 2 of 2
The type of person we are looking for:
The right candidate is likely to have a good engineering degree, plus perhaps other post- graduate qualifications and a track-record of design engineering in the field of high-speed digital/FPGA hardware using AMD (Xilinx) and other types of FPGA. One of the most important traits is the desire, drive and enthusiasm to produce the world’s best-in-class products.
Key Competencies
• Leadership – being able to confidently take ownership of FPGA projects.
• Focussed – able to work to deadlines and meet targets.
• Success driven – having the desire to produce the best products, right first time.
• Extensive experience in FPGA design using VHDL on primarily AMD (Xilinx) but also Lattice and Intel (Altera). System Verilog could be used in future.
• Familiarity with high speed interfaces in FPGAs such as PCI Express, CoaXPress, MIPI, QSFP and DDR4.
• Familiarity with advanced simulation methods including OSVVM.
• Familiarity with general hardware, PCB and EMI/EMC best practice.
• Provide direct input into the product specifications from a hardware/FPGA viewpoint.
• Write low-level specifications for system, algorithm and architecture design.
• General planning, project management and project documentation skills.
• Communication – good written, verbal and presentation skills – the ability to communicate to the rest of the engineering team, as well as to customers from a support perspective.
Key Responsibilities
• Take ownership of FPGA design for new key product developments across the range.
Useful Additional Areas of Expertise
The following are a benefit but not a requirement:
• Knowledge/background in imaging.
• Knowledge of JTAG-based test, in particular XJTAG.
• Knowledge of C / C++.